On Timing-Aware ATPG using Pseudo-Boolean Optimization
نویسندگان
چکیده
The shrinking feature sizes of the manufacturing process lead to high requirements on the post-production test. The high distribution of Small Delay Defects (SDDs) becomes a serious issue for the correct functionality of the manufactured design. Timing-aware ATPG targets the detection of faults through the longest paths in order to detect defects caused by distributed SDDs. However, this results in high CPU run times due to the large search space. This paper serves as the theoretical basis for the application of algorithms for Pseudo-Boolean Optimization (PBO) in order to leverage the recent advances in efficient search space pruning techniques in this field. We show how the problem of detecting a transition fault through the longest path can be formulated as a PBO problem. The proposed PBO formulation encodes the timing of the path into the minimization function using structural information. Additionally, the method is able to take transition-dependent delays into account to model a more realistic behavior.
منابع مشابه
Design Optimization Based on Diagnosis Techniques
Logic optimization is the step of the VLSI design cycle where the designer performs modifications on the design obtained to satisfy different constraints such as area, power or delay. In this paper we propose a novel ATPGbased optimizationmethodology that borrows from previous design error diagnosis and correction techniques. We also present examples and experiments that indicate that our appro...
متن کاملTowards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
Automatic Test Pattern Generation (ATPG) based on Boolean Satisfiability (SAT) is a robust alternative to classical structural ATPG. Due to the powerful reasoning engines of modern SAT solvers, SAT-based algorithms typically provide a high test coverage because of the ability to reliably classify hardto-detect faults. However, a weak point of SAT-based ATPG is the test compaction ability. In th...
متن کاملTest-Pattern Grading and Pattern Selection for Small-Delay Defects1,2
Timing-related defects are becoming increasingly important in nanometer technology designs. Small delay variations induced by crosstalk, process variations, powersupply noise, as well as resistive opens and shorts can potentially cause timing failures in a design, thereby leading to quality and reliability concerns. We present a testgrading technique to leverage the method of output deviations ...
متن کاملTest-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicron Integrated Circuits
Timing-related defects are major contributors to test escapes and in-field reliability problems for very-deep submicron integrated circuits. Small delay variations induced by crosstalk, process variations, power-supply noise, as well as resistive opens and shorts can potentially cause timing failures in a design, thereby leading to quality and reliability concerns. We present a test-grading tec...
متن کاملTG-Pro: A SAT-based ATPG System
Automatic Test Pattern Generation (ATPG) is arguably one of the practical applications that motivated the development of modern Boolean Satisfiability (SAT) solvers in the mid 90s. Despite the interest of using SAT in ATPG, the original model remained mostly unchanged for nearly two decades, even in the presence of renewed interest in applying modern SAT technology to large-scale hardware desig...
متن کامل